A Simplified Broadband Output Matching Technique for CMOS stacked Power Amplifiers

Jaeyong KO\textsuperscript{a)}, Kihyun KIM\textsuperscript{b)}, Nonmembers, Jaehoon SONG\textsuperscript{c)}, Student Member, and Sangwook NAM\textsuperscript{d)}, Nonmember

SUMMARY This paper describes the design method of a broadband CMOS stacked power amplifier using harmonic control over wide bandwidths in a 0.11\textmu m standard CMOS process. The high-efficiency can be obtained over wide bandwidths by designing a load impedance circuit as purely reactive as possible to the harmonics with broadband fundamental matching, which is based on continuous Class-F mode of operation. Furthermore, the stacked topology overcomes the low breakdown voltage limit of CMOS transistor and increases output impedance. With a 5-V supply and a fixed matching circuitry, the suggested power amplifier (PA) achieves a saturated output power of over 26.7 dBm and a drain efficiency of over 38\% from 1.6 GHz to 2.2 GHz. In W-CDMA modulation signal measurements, the PA generates linear power and power added efficiency of over 23.5 dBm and 33\% (\(\text{ACLR} = 33\text{dBc}\)).

key words: broadband, CMOS, continuous Class-F, high-efficiency, linear, power amplifier (PA), stacked transistors

1. Introduction

In today’s cellular market, there is a huge demand to embed numerous wireless standards and applications into mobile communication devices. A single chip CMOS radio frequency transceiver/power amplifier (PA) with broadband characteristic is one way to reduce the cost of mass production and form factors.

Several output matching techniques for the PA, such as Class-J and continuous Class-F, have been introduced to achieve wideband operations \cite{1}, \cite{2}. However, few studies have approached these techniques related to the CMOS process as a result of low breakdown voltage issues. These are not well-explained in reference to the harmonic matching process.

In this work, a simplified harmonic matching technique for continuous Class-F mode of operation is presented and it is combined with a CMOS stacked topology to make an insensitive fundamental load. A description of the suggested design is given in Section 2. In Section 3, the PA was evaluated for the W-CDMA applications with continuous-wave measurement results. Section 4 summarizes the results and draws conclusions.

\textsuperscript{a}) E-mail: sciencedo@ael.snu.ac.kr
\textsuperscript{b}) E-mail: snam@snu.ac.kr

Fig. 1 Detailed Circuit Schematic of the proposed single-stage CMOS stacked PA with broadband output matching network.

2. Single-stage Continuous Class-F CMOS PA Design

An overall circuit schematic of a single-stage continuous Class-F CMOS PA is shown in Fig. 1. A quadruple-stacked FET structure is chosen to overcome low breakdown voltage problems and help ease the burden of broadband fundamental load matching \cite{3}, \cite{4}. The gate width of each stacked transistor (TR) is 5.76 mm.

Basically, continuous Class-F PA is to control second harmonics as purely reactive by maintaining an open-circuit for third harmonic impedance. Therefore, ideal fundamental and second harmonic impedances of the continuous Class-F amplifiers are given by $Z_L = R_{opt} + jX_{opt}$, $Z_2 = -j(\pi/2)X_{opt}$ at the intrinsic drain current source \cite{2}. In this work, a proposed output matching network is composed of a low pass filter (TL2 and $C_{m5}$) and a shunt resonator (TL1, $C_{m3}$ and $C_{m4}$). The efficiency contours at 1.6, 1.9 and 2.2 GHz are shown at Fig. 2(a) and the low pass filter is largely helpful for synthesizing near-optimum load impedances over a wide frequency range from 1.6 to 2.2 GHz, as illustrated in Fig. 2(b). The fundamental load impedance changes smoothly from 7\Omega to 10\Omega. For the practical PA design, the optimum second harmonic impedance often shifts to the
inductive region due to the effect of the parasitic capacitance such as gate and drain-to-source capacitances and third harmonic impedance has to be kept purely reactive as well for continuous Class-F operation [5]. Harmonic load pull simulations were performed on this quadruple-stacked FET to confirm this and the shunt resonator with the low pass network closely moving second/third harmonic impedances to their optimum impedance points, as shown in Fig. 2(c). In addition, Miller capacitors \(C_{\text{miller}}\) across the drain-source of the TRs are used to tune out the parasitic capacitance at the intermediate node of the stacked TRs to achieve high-efficiency [6, 7].

The bottom TR is in deep class-AB point with \(V_{GS}\) of 0.25 V. Three gates of stacked TRs are biased with the same gate-to-source voltage using a resistive divider with a 5-V supply. The PA is fabricated in a 0.11 \(\mu\)m standard CMOS process. A chip photograph is shown in Fig. 3.

3. Measurement Results

A. Continuous Wave (CW) Measurements

In the measurement, the chip is mounted on FR-4 PCB,

![Fig. 2](image-url)  
(a) PAE contours based on load-pull simulations at fundamental frequencies. (b) Fundamental load impedance. [1.6–2.2 GHz] (c) Simulated load impedance trajectory.

![Fig. 3](image-url)  
Chip Microphotograph of the PA. (Die Size : 2.3 \(\times\) 1.1 mm²)

![Fig. 4](image-url)  
Measured gain, PAE, DE and DC current as a function of \(P_{\text{out}}\) with a CW input at 1.9 GHz.

![Fig. 5](image-url)  
Measured DE and \(P_{\text{out}}\) as a function of frequency; W-CDMA bands: I, II, III, and IV.

<table>
<thead>
<tr>
<th>Ref.</th>
<th>Technology</th>
<th>Center Freq. (GHz)</th>
<th>(P_{\text{SAT}}) (dBm)</th>
<th>Peak PAE (V)</th>
<th>(V_{DD}) (V)</th>
<th>BANDWIDTH (DE &gt; 38%)</th>
<th>Linearity ((P_{\text{out}}, \text{PAE}))</th>
<th>Modulation signal</th>
<th>Topology</th>
</tr>
</thead>
<tbody>
<tr>
<td>This work</td>
<td>CMOS 110 nm</td>
<td>1.9</td>
<td>29.1</td>
<td>38.2</td>
<td>5</td>
<td>600 MHz</td>
<td>24.7 dBm, 33% @ -33 dBc ACLR</td>
<td>WCDMA</td>
<td>4-stacked w/ Harmonic control</td>
</tr>
<tr>
<td>[3]</td>
<td>CMOS 130 nm SOI</td>
<td>1.9</td>
<td>32.4</td>
<td>47</td>
<td>6.5</td>
<td>300 MHz²</td>
<td>29.4 dBm, 41.4% @ -33 dBc ACLR</td>
<td>WCDMA</td>
<td>4-stacked</td>
</tr>
<tr>
<td>[4]</td>
<td>CMOS 45 nm SOI</td>
<td>1.8</td>
<td>30.2</td>
<td>23.8</td>
<td>15</td>
<td>N/A</td>
<td>25.1 dBm @ -40.6 dBc ACLR</td>
<td>WCDMA</td>
<td>8-stacked cascode</td>
</tr>
<tr>
<td>[8]</td>
<td>CMOS 180 nm</td>
<td>1.8</td>
<td>30.8</td>
<td>30.6</td>
<td>3.3</td>
<td>N/A</td>
<td>18 dBm @ EVM = 5%</td>
<td>WLAN</td>
<td>Differential cascode w/ transformer</td>
</tr>
<tr>
<td>[9]</td>
<td>CMOS 65 nm</td>
<td>1.8</td>
<td>29.4</td>
<td>51</td>
<td>3.4</td>
<td>450 MHz²</td>
<td>25.4 dBm, 37.9% @ -33 dBc ACLR</td>
<td>WCDMA</td>
<td>stacked cascode single-differential³</td>
</tr>
</tbody>
</table>

Values taken from Fig. 12 of [3], ²Values taken from Fig. 6 (PAE > 40%) of [9]. ³External power combiner is used.
and all the losses of PCB transmission lines and bond-wires are included in the measurements. The PA was tested under a CW input at 1.9 GHz and quiescent current is 25 mA. The PA delivers 29.1 dBm output power with a power added efficiency (PAE) of 38.2% and a drain efficiency (DE) of 48.1%, as illustrated in Fig. 4.

Figure 5 demonstrates that, with a fixed matching circuitry, the output power varies less than 1 dB and the DE is above 40% from 1.7 GHz to 2.1 GHz. The PA performs 38% above a DE within the bandwidth of 600 MHz, centered at 2 GHz.

B. W-CDMA Measurements

Figure 6 depicts the measured adjacent channel leakage ratios (ACLRs), PAE and DE performance of the PA as a function of average output power using an uplink W-CDMA signal at Band I, II and III. ACLRs were measured at 5- and 10-MHz offsets from the center frequency. ACLR were measured at 5-MHz and 10-MHz offsets from the center frequency. The average output power and PAE are larger than 23.5 dBm and 33% under the three bands, respectively when the measured ACLR at 5-MHz offset is below –33 dBc.

The PA has the best ACLR at 1.87 GHz (Band II) with an output power of 24.7 dBm. Table 1 shows the performance data of this work together with the recent broadband linear CMOS PAs for comparison.

4. Conclusion

A single-stage linear power amplifier has been proposed which has high-efficiency with broadband characteristic using the 0.11μm standard CMOS process. The PA is based on continuous Class-F mode of operation, where output matching is realized to control the harmonic impedances to be nearly reactive using a low pass network and a shunt resonator. To avoid the problem of low breakdown voltage, stacked topology is employed, which allows the use of lower impedance transformation ratio. The presented PA achieves the output power of 29.1 dBm at 1.9 Hz and DE over 38% for the operating frequency band. For a W-CDMA modulated signal, the maximum linear output power is 24.7 dBm and the PAE is 33% at 1.87 GHz. These results show the proposed linear CMOS PA is useful for broadband and high-efficiency applications.

Acknowledgments

This work was supported by Dongbuhtek and IT R&D Program of MOTIE/KEIT No. 10039304: RFIC/PAM Development for 2G/3G/4G Mobile Communications Devices.