A CMOS Class-E Power Amplifier With Voltage Stress Relief and Enhanced Efficiency

Yonghoon Song, Student Member, IEEE, Sungho Lee, Student Member, IEEE, Eunil Cho, Jaejun Lee, Student Member, IEEE, and Sangwook Nam, Member, IEEE

Abstract—This paper proposes a class-E power amplifier (PA) with double-resonance circuit to reduce voltage stress on CMOS transistors. The voltage waveform applied to the CMOS transistor is shaped by harmonic control and the transistors are relieved from breakdowns. A negative capacitance is also implemented for efficiency enhancement, compensating for surplus capacitance from parasitic components on the drain node. Thus, nominal class-E operation is restored and high efficiency is achieved. We present a cascode differential class-E RF PA that is fabricated using a 0.13-μm CMOS technology that delivers 31.5-dBm output power with 54% drain efficiency and 51% power-added efficiency at 1.8 GHz.

Index Terms—Class-E, CMOS power amplifiers (PAs), switching amplifiers, zero voltage switching (ZVS).

I. INTRODUCTION

MOBILE equipment demands highly efficient RF transmitters to conserve battery life. The power amplifier (PA) is the most critical component used to determine overall RF transmitter efficiency because it consumes the largest portion of dc power in the transmitter. Thus, highly efficient PAs are necessary to improve overall efficiency. A class-E PA is adaptable for a high-efficiency transmitter due to its high efficiency and simplicity. A class-E amplifier with a shunt capacitor was introduced by Sokal and Sokal in 1975 and was examined by Raab in an analysis of idealized operation [1], [2]. As a kind of switching amplifier, it can achieve the ideal 100% drain (or collector) efficiency by shaping the voltage waveform and current waveform so that they do not overlap, making it a strong candidate for a highly efficient RF PA [3]–[10]. Many designs have been presented on new devices, such as GaAs HBTs, GaN HEMTs, and InP double HBTs (DHB Ts), used to operate on microwave and higher frequencies with better RF performances [11]–[13]. Recently, many researchers have been conducted about watt-level output power PAs using CMOS technology on microwave due its low cost [14]–[22].

In spite of its cost effectiveness, the CMOS PA has a serious weakness: a low breakdown voltage. As the process scale becomes smaller, the breakdown voltage is also reduced. As a result, supply voltage is limited to avoid breakdowns. In delivering large output power under a low-supply voltage, low load impedance is inevitable, which causes efficiency degradation and a narrowband load matching network [15], [18].

This study presents a double-resonance circuit for harmonic control, which gives relief to CMOS transistors from breakdowns. This circuit shapes a voltage waveform applied to the transistor gate and reduces voltage stress across the CMOS transistors. When voltage stress is reduced, the voltage margin from the breakdown increases, enabling the application of a higher supply voltage. With higher supply voltage, higher load impedance can be implemented to deliver the same output power with greater efficiency.

Additionally, CMOS PAs require wide gatewidths to reduce on-resistance for high efficiency and to drive sufficient currents for watt-level output power. The maximum operation frequency of class-E ($f_{\text{MAX}}$) is also proportional to peak drain current ($I_{\text{MAX}}$). For these reasons, the applicable gatewidths are some millimeters wide [14]–[17], [21]. However, widening the gatewidth introduces undesired parasitic components, such as parasitic capacitance. Parasitic capacitance increases the value of shunt drain capacitance ($C_P$), depicted in Fig. 1, which determines the nominal operation condition and maximum operation frequency of a class-E amplifier since $f_{\text{MAX}}$ is determined by an $I_{\text{MAX}}/C_P$ ratio [23]. When $C_P$ deviates from its optimum value determined by the condition of nominal class-E operation, the efficiency degradation occurs. To maintain high efficiency, the surplus capacitance from parasitic capacitance should be tuned out. We set a negative capacitance using a simple capacitor to tune out surplus capacitance without adding external circuits.

In this paper, differential architecture is used to deliver higher output power than a single-ended PA. Differential architecture can provides 3-dB more output power with the same supply voltage and load impedance than single-ended architecture.
Differential architecture also disturbs other circuits less than a single-ended architecture in the same chip during the operation. Furthermore, it restrains the second harmonic at the output. An off-chip passive \( L_C \) balun is used to transform the output structure from differential to single-ended.

This paper is organized as follows. Section II introduces the fundamental theory of a class-E PA. In Section III, a double-resonance circuit for voltage stress relief is addressed. In Section IV, we present a cascode class-E PA with negative capacitance to compensate for the surplus at a given frequency. When the values deviate from 0.1836, there is a loss in the class-E amplifier’s operation, degrading the drain (or collector) efficiency. For a nominal class-E operating signal. For a nominal class-E PA design with a 50% duty cycle (the transistor in the operation conditions given above is depicted in the following equation under a supply voltage \( V_{DD} \) [28]:

\[
V_{MAX} = -2\pi \varphi V_{DD} = 3.562V_{DD}
\]

Another characteristic of a class-E amplifier is a high-peak voltage swing. Maximum voltage on the drain (or collector) of the transistor in the operation conditions given above is depicted in the following equation under a supply voltage \( V_{DD} \) [28]:

\[
V_{MAX} = -2\pi \varphi V_{DD} = 3.562V_{DD}
\]

The operation of class E is the charging/discharging of \( C_P \) following an operating signal. For a nominal class-E operation, \( v_C(\omega t) \) should satisfy two conditions, which are: 1) zero voltage switching (ZVS) and 2) zero voltage derivative switching (ZVDS). ZVS prevents the dissipation of the energy stored by the \( C_P \) when it turns on, and ZVDS makes the circuit robust in the face of variations in the components, frequency, and switching instants [25], [26]. When a class-E amplifier operates in a nominal condition with a 50% duty cycle (the transistor is on for \( 0 \leq \omega t < \pi \) and off for \( \pi \leq \omega t < 2\pi \), the value of \( \varphi \) is determined as \(-32.482^\circ\). Consequently, (2) and (3) can be written in normalized form as

\[
v_C(\omega t) = \frac{I_R}{\omega C_P} \left[ \cos(\omega t + \varphi) + \cos(\omega t - \pi) \sin(\omega t) \right]
\]

\[
i(\omega t) = I_R \sin(\omega t + \varphi) - \frac{\pi}{2} \sin(\omega t) - \cos(\omega t) + 1
\]

where \( I_0 = -I_R \sin(\varphi) \).

A class-E amplifier operation with waveforms of (4) and (5) achieves 100% drain (or collector) efficiency because, in theory, they do not create dc losses by overlapping \( v_C(\omega t) \) and \( i(\omega t) \) in the operation. The relationship between the operation frequency \( C_P \) and the load impedance (\( R_L \)) is calculated as \( \omega C_P R_L \) = 0.1836 in a nominal class-E operation [27].

However, in the real world, variation exists in the desired \( C_P \) value based on parasitic capacitance or process variation in the CMOS process. Thus, the \( \omega C_P R_L \) value cannot maintain 0.1836 with fixed \( R_L \) at a given frequency. When the \( \omega C_P R_L \) values deviate from 0.1836, there is a loss in the class-E amplifier operation, degrading the drain (or collector) efficiency.

**Fig. 2.** Schematic of: (a) double-resonance circuit implementation and (b) its ac equivalent circuit.
The resonance frequencies of the double-resonance circuit are fundamental frequency and second harmonic. The control of these harmonics shapes the voltage waveform ($v_C$), as described in Fig. 3, by reducing even harmonics. The double-resonance circuit trespasses fundamental frequency and third harmonic from driver stage to the main stage and removes the second harmonic.

Since the voltage of the drain (or collector) hits its peak value (theoretically $3.5V_{DD}$ in a 50% duty cycle) when the switch is in the off state, the highest voltage stress is applied across the gate–oxide during this period (see Fig. 3). Applying the double-resonance circuit increases the dc offset of $v_C$ and does not allow $v_C$ to stay too far below the transistor’s threshold voltage during the off state, without deteriorating the duty cycle. Therefore, a higher $v_C$ in the off state decreases maximum voltage stress across the transistor.

This voltage shaping by the double-resonance circuit using harmonic control differs from dc-bias increasing. DC-bias increasing changes the duty cycle of the amplifier and different duty cycles have different drain (or collector) peak voltages [10]. As the duty cycle increases, the peak voltage also increases, and it worsens the voltage stress on the transistor. However, voltage shaping via harmonic control exhibits the same duty cycle in 0.5-V threshold voltage transistors in Fig. 3 and allows the PA to maintain its performance.

Above all, our double-resonance circuit using harmonic control relieves transistors from breakdowns through voltage stress reduction. In a CMOS class-E amplifier with 1.0-V supply voltage, voltage stress is reduced about 0.3 V from 4.3 to 4.0 V in simulation. Furthermore, eliminating the second harmonic and trespassing odd harmonics (fundamental frequency and third harmonic) moves $v_C$ to have faster rising and falling times, which aids in switching the amplifier’s operation.

To implement the double-resonance circuit, we used two resonators. One is the parallel $LC$ resonator consisting of gate inductor ($L_2$) and main stage input capacitance ($C_{IN}$), as described in Fig. 2. It is designed to resonate at the fundamental frequency to drive the main amplifier efficiently, overcoming large input capacitance. The other resonator is a series $LC$ resonator ($L_1, C_1$) attached to the output node of driver stage, rejecting the second harmonic and trespassing the fundamental frequency and third harmonic at node B in Fig. 2. With the proposed double-resonance circuit, transistors are relieved from breakdowns and obtain margins to increase supply voltage $V_{DD}$ in the main stage of operation.

Higher supply voltage brings enhanced PA performance. Obviously, a PA with a higher supply voltage delivers a greater output power with the same load impedance. In addition, in watt-level output power CMOS PAs, load impedance is usually a few ohms, and thus, a higher ratio of impedance transformer is required to obtain higher output power. However, when a higher supply voltage can be applied using this double-resonance scheme, a higher load impedance can be implemented for the same output power with efficiency enhancement.

IV. NEGATIVE CAPACITANCE

A. Shunt Capacitance Analysis

As we stated in Section II, efficiency declines when the $\omega C_{P} R_L$ value deviates from its optimum value and we derived the relationship between $\varphi$ and $\omega C_{P} R_L$ as

$$\varphi = \frac{1}{2} \sin^{-1} \left( \frac{\omega C_{P} R_L}{\sqrt{4/4 + 4/\pi^2}} \right) - \tan^{-1} \left( \frac{4}{\pi} \right)$$

which has an inverse proportion between $\varphi$ and $\omega C_{P} R_L$. When $\omega C_{P} R_L$ increases from 0.1836, $\varphi$ decreases and the transistor drain voltage is a positive value at $\omega t = 2\pi$. On the other side, when $\omega C_{P} R_L$ decreases from 0.1836, $\varphi$ increases, resulting in a negative drain voltage at $\omega t = 2\pi$. The waveforms of $v_C(\omega t)$ and $i(\omega t)$ in a single period are shown in Fig. 4 for different $\omega C_{P} R_L$ values when 50% duty cycle is applied. The transistor is on for $0 \leq \omega t < \pi$ and off for $\pi \leq \omega t < 2\pi$. When
the ZVS condition is not satisfied ($\omega C_P R_L$ is not 0.1836), the voltage and current waveforms will overlap at the beginning of the next period because transient time is required to have zero voltage across the transistor drain and source. This transition time results in a loss during the finite transient time [29]. Therefore, with the given frequency and fixed $R_L, C_P$ value should be maintained with optimum value to achieve high efficiency in the class-E amplifier.

B. Negative Capacitance

In the field of a CMOS PA, a large gatewidth is inevitable in delivering watt-level output power. The gatewidths are some millimeters wide and these wide transistors contain picofarad capacitance on the drain node. This adds parasitic capacitance on $C_P$, increasing $C_P$ from its desired optimum value and resulting in drain efficiency (DE) degradation. In addition, in the class-E CMOS amplifier, cascode topology is preferred for its reliability due to the characteristic of high-peak voltage. The additional common-gate (CG) amplifier usually has a large gatewidth to reduce on-resistance and it also contributes to the increase of $C_P$. Thus, as $C_P$ increases, compensation for surplus capacitance is more significant for efficiency restoration.

To maintain the optimum $C_P$ value, surplus capacitance should be tuned out. One of the techniques used to tune out surplus capacitance is to place an inductor on the same node with a dc block [21]. However, the inductor requires a large area to be implemented into an integrated circuit. Moreover, it contains parasitic components, such as parasitic capacitance and resistance in itself, and has a low quality factor ($Q$ factor). Therefore, we use negative capacitance to tune out surplus $C_P$ in cascode topology.

Basicallly, negative capacitance works in the same manner as polarity-inversed Miller capacitance. Miller capacitance is stated as

$$C_M = (1 - K) \cdot C_n$$

(9)

where $K$ indicates the voltage gain of the $C_n$’s nodes. Conventional $C_M$ is applied with negative $K$, increasing capacitance to $(1 - K)$ times $C_n$. On the contrary, we applied positive $K$ to obtain negative capacitance. The realization of negative capacitance is shown in Fig. 5(a), as noted by $C_n$. Since $C_n$ is connected between the input and output CG amplifier, which has positive gain $K$, it generates negative capacitance $C_M$ on node A, as described in Fig. 5(b). This negative capacitance compensates for surplus capacitance on node A in Fig. 5, adjusting $C_P$ to optimum value and restoring nominal class-E PA operation.

Negative capacitance using a capacitor benefits the integrated CMOS PA. A capacitor demands a much smaller area than an inductor and has a higher $Q$ factor with less parasitic components than an inductor. Moreover, it can be tuned by arraying parallel capacitors with switches and requires a very small value thanks to CG amplifier gain $K$.

Parasitic capacitance on node B is not as much of a concern as that of node A because the value of parasitic capacitance on node B is smaller than that on node A in Fig. 5. In addition, the CG amplifier is always turned on to reduce on-resistance so most of the capacitor charging/discharging occurs at node A in Fig. 5 based on the switching operation.

V. CIRCUIT DESIGN

A. Main Stage

A class-E amplifier has high peak voltage across the transistor so the voltage stress on CMOS transistors should be considered carefully. For this reason, we adopt cascode topology to ensure freedom from breakdowns because the cascode structure divides large output voltage swing into two series transistors [15].

For the given standard 0.13-$\mu$m CMOS process, the foundry provided two different types of transistors, which are: 1) a thin gate–oxide transistor, which has a 0.13-$\mu$m gate length for 1.2-V supply voltage and 2) a thick gate–oxide transistor, which has a 0.34-$\mu$m gate length for 3.3-V supply voltage. We used a thin gate–oxide transistor as the common source (CS) amplifier and a thick gate–oxide transistor as the CG amplifier to ensure the best performance.

This combination works better than two thick gate–oxide transistors because the thin gate–oxide transistor demonstrates a better RF performance and has smaller on-resistance than the thick gate–oxide transistor. Better RF performance alleviates the complexity of the driver amplifier and leads to higher operation efficiency. Furthermore, it contains fewer parasitic components such as drain capacitance, which affects increase of the $C_P$ value. In this study, we used 4000-$\mu$m gatewidth transistors for the CS amplifier.

For the CG amplifier, we used a thick gate–oxide transistor for its sustainability. In class-E cascode topology, large voltage swing is applied on the CG amplifier [21]. Thick gate–oxide transistors prevent breakdowns and they are biased to be on-state all the time, lowering on-resistance to maintain high efficiency.
For the CG amplifier, total gatewidths of 7000-μm transistors were implemented. The entire schematic is described in Fig. 6.

**B. Driver Stage**

For the driver stage, a class-E amplifier is implemented. Since a class-E amplifier has a large voltage swing on its output, it can drive the main amplifier sufficiently with low supply voltage. Low supply voltage on the driver amplifier consumes low dc power so it reduces efficiency degradation from DE to power-added efficiency (PAE). Double-resonance circuit is also considered for designing load impedance of the driver stage. In this study, the difference in efficiency between DE and PAE is only 3–4 %-points. We also chose cascode topology to prevent breakdowns of the thin gate–oxide transistors, which have 200-μm gatewidths.

In addition, a transformer was implemented on a chip as an input balun. This transformed the single-ended structure to a differential structure in order to drive differential amplifiers.

**C. Double-Resonance Circuit**

Shaping the voltage waveform at the input of the main amplifier was accomplished by using a double-resonance circuit. As described in Section III, an inductor on the main amplifier gate was used as part of the resonance circuit and it resonated with the main amplifier input capacitance at the operation frequency.

The proposed double-resonance circuit reduces voltage stress on the CS amplifier implemented with a thin gate–oxide transistor on the main stage cascode structure, and shapes the voltage waveform without deteriorating the PA performance and duty cycle. We simulated its effectiveness using the Advanced Design System (ADS) and 0.2-V voltage stress was relieved from the CMOS transistor.

**D. Negative Capacitance**

The negative capacitance \( C_n \) is connected to the input and output of the CG amplifier in the main stage. It compensates for surplus capacitance on \( C_p \), restoring it to its optimum value. This scheme provides negative capacitance simply with a capacitor, without an additional circuit, to generate negative capacitance.

There is tradeoff between the value of \( C_n \) and stability because \( C_n \) provides a feedback path on the CG amplifier. However, thanks to the CG amplifier gain \( K \), the required capacitance value of \( C_n \) is small and a 1.0-pF capacitor was inserted in our design. On simulation assisted by ADS, stability degradation was not observed. In addition, this negative capacitance compensated about 10.0 pF of \( C_p \) and PAE was enhanced by about 6 %-points in simulation.

**VI. MEASUREMENT AND RESULTS**

The proposed PA, including the driver stage and input balun, is fabricated using the 0.13-μm standard CMOS process. The chip photograph is shown in Fig. 7. The die area, including the bonding pads, is 1.0 mm². We used multiple bonding pads to minimize the effects from bonding inductance variation. Twelve pads were implemented to reduce ground resistance and provide PA heat sink. Off-chip passive components were implemented on an FR4 printed circuit board (PCB).
Fig. 8. Measured (solid line) and simulated (dashed line) output power ($P_{\text{out}}$), DE, and PAE versus supply voltage $V_{DD}$.

The measured and the simulated DE and PAE versus main supply voltage $V_{DD}$ are plotted in Fig. 8, along with output power, at 1.8 GHz. $V_{DD}$ varies from 0.3 to 3.5 V with maintained 2.5-V CG amplifier gate bias during the sweep. 31.5-dBm output power, and DE and PAE were measured as 54% and 51%, respectively, with $V_{DD} = 3.5$ V. $V_{DD}$ increasing from 3.3 to 3.5 V resulted in 0.4-dB output power increment on measurement. For the test, input signal was set as 6.5 dBm and a 25-dB power gain was achieved.

The class-E PA is a switching amplifier, thus, constant envelope modulation signals are suitable. To test this PA, the GMSK modulated signal with 0.3 bandwidth time (BT) product is applied, and the measured spectrum is shown in Fig. 9. With average output power of 31.5 dBm, this PA satisfies the given spectrum mask with 0.6% error vector magnitude (EVM). The second and third harmonic suppressions were obtained as 52 and 29 dBc, respectively. Due to the differential architecture, the second harmonic is clearly suppressed.

Fig. 10 shows DE, PAE, and output power according to operating frequency. Maximum output power was measured as 31.5 dBm at 1.8 GHz. The maximum DE and PAE were measured as 58% and 54%, respectively, at 1.9 GHz with 31-dBm output power. Over the range from 1.6 to 2.0 GHz, more than 29-dBm output powers were measured.

Fig. 11 demonstrates the reliability of our cascode class-E PA. We operated the PA at maximum output power for 4 h. Over the course of 4 h, we checked output power, DE, and PAE, maintaining $V_{DD} = 3.5$ V. We could not observe obvious output power and efficiency degradation during the test. Output power dropped only 0.05 dB, and DE and PAE were dropped 0.7% and 0.8%, respectively, after 4-h operation.

Finally, to compare the performance of this study against state-of-the-art CMOS PAs, we used the figure of merit (FoM) introduced by the International Technology Roadmap for Semiconductor (ITRS), which normalizes major performances such as output power ($P_{\text{out}}$), PAE, power gain ($G$), and the square of operating frequency ($f_0^2$) [30]

$$\text{FoM}_{PA} = P_{\text{OUT}} \cdot \text{PAE} \cdot G \cdot f_0^2.$$  \hspace{1cm} (10)

FoM$_{PA}$ with relative works, differential structure CMOS PAs around watt-level output power, are plotted in Fig. 12 according to maximum output power. This proposed PA shows high performance compared to other studies.
In this paper, we presented a differential class-E PA, including a double-resonance circuit using harmonic control, and it reduced voltage stress on the transistors. We also used a negative capacitance to compensate for surplus capacitance on the drain of a class-E amplifier in order to achieve high efficiency with cascode topology. This amplifier delivers 31.5-dBm output power with 54% DE and 51% PAE at 1.8 GHz using the 0.13-μm standard CMOS process. There was almost no performance degradation during 4-h maximum power operation.

VII. CONCLUSION

In this paper, we presented a differential class-E PA, including a double-resonance circuit using harmonic control, and it reduced voltage stress on the transistors. We also used a negative capacitance to compensate for surplus capacitance on the drain of a class-E amplifier in order to achieve high efficiency with cascode topology. This amplifier delivers 31.5-dBm output power with 54% DE and 51% PAE at 1.8 GHz using the 0.13-μm standard CMOS process. There was almost no performance degradation during 4-h maximum power operation.

REFERENCES


Sungho Lee (S’09) received the B.S. and M.S. degrees in electrical engineering from Sogang University, Seoul, Korea, in 1998 and 2000, respectively, and is currently working toward the Ph.D. degree in electrical engineering and computer science at Seoul National University, Seoul, Korea. While working toward the B.S. and M.S. degrees, his focus was on high-speed high-resolution analog-to-digital converters. In 2000, he joined GCT Semiconductor, San Jose, CA, where he has been involved with various RF transceiver developments for wireless communication applications, including WCDMA, PHS, GSM, and S/T DMB. His research interests include RF/analog circuits and transceivers in nanometer CMOS technology.

Eunil Cho received the B.S. degree in electrical engineering from Korea University, Seoul, Korea, in 2008, and is currently working toward the M.S. degree at Seoul National University, Seoul, Korea. His research interest is CMOS RF circuits for wireless communications with a special focus on highly efficient RF PA design.

Jaejun Lee (S’09) received the B.S. and M.S. degrees in electrical engineering from Sogang University, Seoul, Korea, in 1997 and 1999, respectively, and is currently working toward the Ph.D. degree in electrical engineering and computer science at Seoul National University, Seoul, Korea. While working toward the B.S. and M.S. degrees, his focus was on high-speed off-chip signal integrity. In 1999, he joined Samsung Electronics, Hwasung, Korea, where he is currently Senior Engineer with the Department of the DRAM Design Team. His research interests include off-chip signal integrity, on-chip signal integrity, and high-speed I/O design.

Sangwook Nam (S’87–M’88) received the B.S. degree from Seoul National University, Seoul, Korea, in 1981, the M.S. degree from the Korea Advanced Institute of Science and Technology (KAIST), Seoul, Korea, in 1983, and the Ph.D. degree from The University of Texas at Austin, in 1989, all in electrical engineering. From 1983 to 1986, he was a Researcher with the Gold Star Central Research Laboratory, Seoul, Korea. Since 1990, he has been a Professor with the School of Electrical Engineering and Computer Science, Seoul National University. His research interests include the analysis/design of electromagnetic (EM) structures, antennas, and microwave active/passive circuits.