

Q-band VCO and Injection-locked Buffer for 77-GHz Automotive Radar System in 0.13- μm CMOS

Jae-hoon Song, Sangwook Nam

School of Electrical Engineering & Computer Science,
Seoul National University,
Seoul, Republic of Korea

Seong-Kyun Kim, Byung-Sung Kim

School of Information and Communication Engineering,
Sungkyunkwan University,
Suwon, Republic of Korea

Abstract —This paper includes Q-band VCO and high output power injection-locked buffer for 77-GHz FMCW radar system in 0.13- μm CMOS process. The center frequency of the proposed VCO is 34.75-GHz with 1.6% tuning range. The measured phase noise performance shows -102.43 dBc/Hz at 1-MHz offset frequency. The measured maximum single output power is 5.2 dBm and the ideal differential output power is expected to be 8.2 dBm, owing to the injection-locked buffer with a high driving capability. The fabricated chip size is $0.51 \times 0.13 \text{ mm}^2$. The power consumption of the VCO core and the injection-locked buffer are 10.8 mW and 50.4 mW from a 1.2 V supply, respectively.

Key words: Q-band VCO, Injection-locked buffer, FMCW, Automotive radar, CMOS

I. INTRODUCTION

In millimeter-wave automotive radar systems, compound semiconductors have been widely used due to high f_T and breakdown voltage [1], [2]. However, the compound semiconductor has limitations of its higher cost and lower integration property than CMOS technology when applying to 77-GHz radar system. As performance of CMOS device has been recently improved, CMOS technology has been applied to 77-GHz automotive radar systems [3], [4]. Radar systems can be classified largely into two categories according to principle of wave transmission. One is pulse radar and the other is continuous-wave radar. For pulse radar, it requires high peak-to-average power ratio (PAPR) and wideband operation to generate output short pulse in time-domain, so that CMOS process is difficult to be applied in millimeter-wave pulse radar system because of relatively low supply voltage of CMOS devices. Thus, frequency modulated continuous-wave (FMCW) radar can be a proper candidate for 77-GHz automotive radar system in CMOS process. In the FMCW, one of challenging issues is to generate 77-GHz signal. One way to generate 77-GHz signal is designing 77-GHz oscillator directly and the other way is designing 77/N-GHz oscillator and multiplying N with frequency multiplier. Fig. 1 shows a concept of a 77-GHz FMCW radar transmitter with a 38.5-GHz VCO and a frequency multiplier [5]. In this paper, we present Q-band VCO and high output power injection-locked buffer which can serve as DA. Section II explains circuit description of the proposed VCO and the injection-locked buffer. In Section III,




Figure 1. A concept of 77-GHz FMCW radar transmitter.

measurement results are presented and conclusions will follow up in Section IV.

II. CIRCUIT DESCRIPTION

In this section, the proposed VCO and the injection-locked buffer is described. In general, additional driver amplifier (DA) should be placed between VCO and frequency multiplier, since common VCO buffer cannot generate sufficient power to operate the frequency multiplier well. As the proposed high-power injection-locked buffer can also operate as DA, two blocks, a buffer and a DA, in Fig. 1 can be merged.

A. VCO

The designed Q-band VCO core is shown in Fig. 2(a). It consists of a NMOS cross-coupled pair which provides negative resistance, a PMOS current source and a LC parallel resonator. A dc block capacitor next to the VCO and gate dc bias network of the buffer are not required due to DC voltage drop about 0.3 V from the PMOS current source. Phase noise performance of the designed VCO can be improved, owing to the low flicker-noise characteristics of the PMOS current source and a shunt capacitor which works as a high frequency noise filter at the drain of the current source [6].

B. Injection-locked Buffer

The injection-locking technique means that the oscillator output frequency is locked into the injected periodic continuous signal frequency [7]. Fig. 2(b) shows the designed buffer with injection-locking technique. It has small transistors (M1, M2) to inject signal, a large sized cross-coupled pair to generate high output power, a current source and an inductor. Frequency locking condition and locking range is shown as (1), (2).





Figure 3. (a) VCO schematic. (b) Injection-locking buffer schematic.


$$|\omega_{inj} - \omega_0| < \Delta\omega_{lock} \quad (1)$$

$$\Delta\omega_{lock} = \frac{\omega_0 A_{inj}}{2Q A} \quad (2)$$


ω_{inj} and ω_0 are the frequency of the injected signal and the frequency of the oscillator, respectively. And $\Delta\omega_{lock}$ is the locking range. In case of the proposed circuit, the injected signal is the VCO output signal and the oscillator is the buffer which oscillates in the steady-state. The injection-locked buffer output frequency is locked into VCO output signal frequency through M1, M2 when (1) is satisfied [8]. Therefore the buffer inductor value should be decided to resonate with capacitance of the cross-coupled pair in the vicinity of the VCO oscillation frequency in order to fulfill the locking condition, (1). In (2), the locking range can be written with ω_0 , Q of LC resonator and the amplitude of the injected signal and the oscillator. The signal injection transistors, M1, M2, can prevent high output power of the buffer from leaking into the VCO core owing to its small size. It also operates as the DA, however, since it provides high output power due to relatively large sized cross-



(a)



(b)



(c)

Figure 2. (a) Chip micro-photograph. (b) Phase noise. (c) Single-ended output power and output frequency vs. control voltage.

coupled pair. In the steady-state, the injection-locked buffer oscillates itself, so the buffer output voltage amplitude can be derived by (3) in case of large signal operation.

$$V_{out} = \frac{2I_{bias} R_e}{\pi} \quad (3)$$

In (3), I_{bias} is bias current and R_e is substantive resistance of the buffer which is parallel calculation between load resistance and tank resistance. It shows that the output voltage amplitude is decided by bias current and R_e when the buffer oscillates [9]. Therefore, this buffer can generate high voltage amplitude with large bias current. In conclusion, the injection-locked buffer is the proper solution of merging a buffer and a driver amplifier into one circuit block.

III. MEASUREMENT RESULTS

Fig. 3(a) shows a micro-photograph of the fabricated Q-band VCO and injection-locked buffer in 0.13- μ m CMOS. The

TABLE I. THE MEASURED PERFORMANCE COMPARISON

Ref.	Freq (GHz)	Tuning range (GHz)	Pout (dBm)	DC power (mW)		Phase Noise @ 1-MHz	Process	FOM
[10]	37.8	2.2	-19.2	34.7		-90.9	0.18- μ m CMOS	-167
[11]	49	0.8	-11	45		-101	0.18- μ m CMOS	-178.3
[12]	31.8	2	-	140		-97	0.25- μ m SiGe BiCMOS	-165.5
[13]	24	1.7	-	11		-120*	0.13- μ m CMOS	-177
This work	34.75	0.6	5.2 (Single)	10.8 (Core)	50.4 (Buffer)	-102.5 -125.6*	0.13- μ m CMOS	-186

*Phase noise at 10-MHz

circuit size is 0.066 mm², excluding test pads. Measured phase noise performance is -102.43 dBc/Hz at 1-MHz offset frequency and -125.60 dBc/Hz at 10-MHz offset frequency [Fig. 3(b)]. Fig. 3(c) shows the output frequency and the single-ended output power per control voltage. Tuning range is from 34.5-GHz to 35.1-GHz. This is enough to generate 77-GHz FMCW signal because the tuning range is doubled via frequency multiplier. The maximum measured single-ended output power with 50 Ω on-wafer probe is 5.2 dBm when V_{ctrl} is 1.2 V. If the output differential signal has no phase mismatch, the ideal differential output power can be 8.2 dBm. Power consumption of the VCO core is 10.8 mW and the buffer is 50.4 mW from a 1.2 V supply. The figure of merit (FOM) of the VCO is -186 dBc/Hz. The FOM is defined as

$$FOM = L\{\Delta f\} + 10 \log \left[\left(\frac{\Delta f}{f_{osc}} \right)^2 \cdot P_{dc} \right] \quad (4)$$

$L\{\Delta f\}$ is the phase noise at Δf offset from f_{osc} and P_{dc} is the dc power consumption (mW). Table 1 shows published Q-band and K-band VCO performances. The results of the proposed circuit seems competitive that it has decent phase noise performance, good FOM and high output power.

IV. CONCLUSIONS

In this paper, the Q-band VCO and the high output power injection-locked buffer for 77-GHz automotive FMCW radar system in 0.13- μ m CMOS process. It has decent phase noise characteristics of -102.43 dBc/Hz at 1-MHz offset frequency and the single-ended Pout is around 5 dBm. The tuning range is approximately 600-MHz. Its center frequency is 34.75-GHz which is shifted down about 10% from target frequency. The reason seems to be inaccurate device modeling around the target frequency and parasitic elements which occurs from layout.

ACKNOWLEDGMENT

This work was supported by the National Research Foundation of Korea (NRF) grant funded by the Korea government (MEST) (No. 2011-0001270) and supported by

Mid-career Researcher Program through NRF grant funded by the MEST (No. 2009-0086266).

REFERENCES

- [1] S. Trotta, H. Knapp, D. Dibra, K. Aufinger, T. F. Meister, J. Böck, W. Simbürgerl, A. L. Scholts, "A 79 GHz SiGe-bipolar spread-spectrum TX for automotive radar," IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2007, pp. 430–431.
- [2] H. P. Forstner, H. Knapp, H. Jäger, E. Kolmhofer, J. Platz, F. Starzer, M. Treml, et al., "A 77 GHz 4-channel automotive radar transceiver in SiGe," in Radio Frequency Integrated Circuit Symposium. Digest, Jun. 2008, pp. 233–236.
- [3] T. Mitomo, N. Ono, H. Hoshino, Y. Yoshihara, O. Watanabe, and I. Seto, "A 77 GHz 90 nm CMOS Transceiver for FMCW Radar Applications," IEEE J. Solid-State Circuits, vol. 45, pp. 928–937, April. 2010.
- [4] J. Lee, Y. Li, M. Hung, S. Huang, "A Fully-Integrated 77-GHz FMCW Radar Transceiver in 65-nm CMOS Technology," IEEE J. Solid-State Circuits, vol. 45, pp. 2746–2756, December. 2010.
- [5] M. Camiade, D. Domnesque, Z. Quarch, A. Sion, "Fully MMIC based front end for FMCW automotive radar at 77 GHz," Proc. Eur. Microwave Conf., vol. 1, pp. 9–12, 2000.
- [6] E. Hegazi, H. Sjöland, A. Abidi, "A filtering technique to lower LC oscillator phase noise," IEEE J. Solid-State Circuits, vol. 36, pp. 1921–1930, Dec. 2001.
- [7] L. J. Pacionek, "Injection locking of oscillators," Proc. IEEE, vol. 53, pp. 1723–1727, Nov. 1965.
- [8] H. C. Chang, A. Borogoli, P. Yeh, R. A. York, "Analysis of oscillators with external feedback loop for improved locking range and noise reduction," IEEE Trans. Microwave Theory Tech., vol. 47, pp.1535–1543, Aug. 1999.
- [9] A. Hajimiri, T. H. Lee, "Design issues in CMOS differential LC oscillators," IEEE J. Solid-State Circuits, vol. 34, pp. 717–724, May 1999.
- [10] J. P. Carr, B. M. Frank, "A 38 GHz accumulation MOS differentially tuned VCO design in 0.18 μ m CMOS," IEEE VLSI Circuits symposium, pp. 100–101, 2000.
- [11] H. Hsieh, Y. Chen, L. Lu, "A millimeter-wave CMOS LC-tank VCO with an admittance-transforming technique," IEEE Trans. Microw. Theory Tech., 2007, 55, (9), pp. 1854–1861
- [12] W. L. Chan, H. Veenstra, J. R. Long, "A 32 GHz quadrature LC-VCO in 0.25 μ m SiGe BiCMOS technology," IEEE Int. Solid-State Circuits Conf. Tech. Dig., Feb. 2005, pp. 538–539.
- [13] Liang Wu, Ng, A., Leung, L., Luong, H.C., "A 24-GHz and 60-GHz dual-band standing-wave VCO in 0.13 μ m CMOS process," IEEE Radio Frequency Integrated Circuit Symposium. May. 2010, pp.145–148.